





AMD AM4 B550






M-ATX (243.84 X 243.84)

01	01 Cover Sheet	26	SIO - HW Monitor / RESET	51	Decoupling Capacitance	76
02	Block Diagram	27	FAN TYPE-N CPUFAN1	52	CPU Power 1.8_S0 / S5	77
03	FM4 DDR4 I / F	28	FAN TYPE-M PUMPFAN1	53	CPU Power VDDP-NB503/GS7133	78
04	AM4 PCIE / SATAE	29	FAN TYPE-M SYSFAN1 / 2	54	VRM PWRGD	79
05	AM4 Display / Audio	30	FAN TYPE-M SYSFAN3	55	DDR PWR - RT8125E	80
06	AM4 SVI / ACPI / GPIO	31	LAN - RTL8111EPV co-lay HN	56	DDR PWR - VPP25 / VTT	81
07	AM4 LPC / SPI / USB / CLK / STRAP	32	Audio ALC892	57	PM - SY8288/PM_1P05	82
08	AM4 Power / VDDIO_AUDIO	33	Audio DePoP	58	PM - GS7133/PM_2P5V	83
09	AM4 GND	34	USB Power - UP7501	59	OV Control - NCT3933	84
10	RTC / CMOS	35	USB2.0 HUB - GL850G	60	OCP 12VIN - RT9553B	85
11	DDR4 - DIMM CH - A	36	Front USB2.0 Header	61	ACPI - 3VSB / 5VDIMM	86
12	DDR4 - DIMM CH - B	37	USB3.1 Redriver - ASM1464	62	ATX Power - FrontPanel / EMI	87
13	DDR4 - POWER / GND - 1	38	Front USB3.0 Type C	63	LED - EZ DEBUG / AMP	88
14	DDR4 - POWER / GND - 2	39	Front USB3.0 Header	64	MCU - LED Control	89
15	PROM19 - PCIE / SATA	40	USB HOTKEY F75504A	65	LED - JRGB1/2 JRAINBO1/2	90
16	PROM19 - USB / OC	41	Rear USB2.0_PS2 PS2_USB1	66	LED - JT1 / JF1	91
17	PROM19 - CLK / ACPI / GPIO / HDT	42	Rear USB3.0 Type A USB1	67	BOM Option	92
18	PROM19 - POWER	43	Rear USB3.0 Type A LAN_USB2	68	Manual Parts	93
19	PROM19 - GND	44	DP	69	SMBUS MAP	94
20	PCI_E2 (X16)	45	HDMI	70	GPIO MAP	95
21	PCI_E1 (X1) / PCI_E3 (X1)	46	VGA - RTD2166	71	PG MAP	96
22	M2_1 PCIE / SATA	47	CPU Power RT8894J 4+2	72	Power Sequence	97
23	M2_2 PCIE	48	CPU Power Vcore Phase 1 - 6	73	Power Delivery	98
24	M2_WIFI1 (KEY_E)	49	CPU Power Vcore Phase 7 - 8	74	History	99
25	SIO - NCT6687D-R	50	CPU Power NB Phase 1-2	75		100









$$I_B = (V_{CPU} - V_{be}) / 5.7k = (1.8 - 0.95) / 5.7k = 0.149mA$$
$$I_C = (V_{CC5} - V_{ce}) / 47k$$

$$(5 - 0.2) / 47k = 0.102mA$$

```
TYPE0_CPU_SEL
0:RV
1:BR/SR/PR/MTS
```

CPU	TYPE	CORE 1	TYPE 0
BR	0	0	0
NA		1	1
SR	2	1	0
RV/ZP	3	1	1
MTS	4	1	0






MICRO-STAR INT'L CO.,LTD

MS-7C95

Size	Document Description
Custom	06 AM4 SVI / ACPI / GPIO


Date: Wednesday, April 29, 2020 Sheet 6 of 74

TOP and BOTTOM SIDE




TOP CAVITY

BOTTOM CAVITY




add for cross moat




MICRO-STAR INT'L CO.,LTD		
MS-7C95		
Size	Document Description	Rev
Custom	08 AM4 Power / VDDIO_AUDIO	10
Date: Wednesday, April 29, 2020	Sheet 8 of 74	

RTC & Clear CMOS Circuit




Clear CMOS button



RTC Backup


Vinafix.com

<https://vinafix.com>







MICRO-STAR INT'L CO.,LTD		
MS-7C95		
Size	Document Description	Rev
Custom	11 DDR4 - DIMM CH-A	10
Date: Wednesday, April 29, 2020		Sheet 11 of 74



av1:D08-0301100-B07






DIMM SLOT PN BY SPEC





DDR VREF

(place resistors close to DIMMs)



<https://vinafix.com>










MICRO-STAR INT'L CO.,LTD

MS-7C95

Size	Document Description	Rev
Custom	13 DDR4 - POWER/GND-1	10
Date: Wednesday, April 29, 2020	Sheet 13 of 74	

DDR VREF


(place resistors close to DIMMs)



Vinafix.com

MICRO-STAR INT'L CO.,LTD			
MS-7C95			
Size	Document Description	Rev	
Custom	14 DDR4 - POWER/GND-2	10	
Date:	Wednesday, April 29, 2020	Sheet	14 of 74


M2_2
PCI_E1
PCI_E3
WIFI+BT
1G LAN



PCie/SATA combo mode select (GPP[5:4]/SATA[5:4])
0:SATA Mode
1:PCIE Mode


SATA Connector

SATA3_4





AVL:N5N-14M0201-L06

SATA1_2





AVL:N5N-14M0201-L06




Strap Information

Vih = 2V Voh = 2.4V
Vil = 0.6V Vol = 0.4V





GPIO_R[13:4]
Internal have a PU 200Kohm
UART_TX/SPI_SDI/SPI_SDO/SPI_SCK/TCK/TDO
Internal have a PU 200Kohm
PM_DEBUGEN
Internal have a PD 1Kohm


1.0 update



Co-lay GPP_RSTN Reset for meet FCH sequence. See 55553.



BOM OPTION




	B01	B02	
GPIO2	0	1	
GPIO3	0	0	
GPIO4	0	0	




MS-7C95			Rev 10
Size Custom	Document Description	17 PROMI9 - CLK/ACPI/GPIO	
Date: Wednesday, April 29, 2020	Sheet 17	of 74	

teknisi indonesia

PCB ID




1.0 update



MICRO-STAR INT'L CO.,LTD

MS-7C95











Size	Document Description	Rev
Custom	18 PROM19 - Power	10
Date: Wednesday, April 29, 2020	Sheet 18 of 74	



PCI EXPRESS x16 Slot

PCI_E1

SMB_SEL
GPIO Default High



PCI Express x16 Slot

+12V	- 5.5 A
+VCC3	- 3A
+3V3_S5 (wake)	- 375mA
+3V3_S5 (no wake)	- 20mA






MICRO-STAR INT'L CO.,LTD


MS-7C95

Size	Document Description	Rev
Custom	20 PCI E1 (X16)	10
Date: Wednesday, April 29, 2020	Sheet 20 of 74	

PCI EXPRESS X1 SLOT



12V - 0.5A
VCC3 - 3A
3VSBV - 375mA



PCI Express x1 Slot *3	
+12V	- 1.5 A
+VCC3	- 9A
+3V3_S5 (wake)	- 1125mA
+3V3_S5 (no wake)	- 20mA



MICRO-STAR INT'L CO.,LTD


MS-7C95

Size	Document Description
Custom	21 PCI_E2 (X1) / PCI_E3 (X1)


10

HW Monitor - Voltage


SIO HM Voltage over 2.048V will not detect




TEMP SENSOR



COM PORT



SIO_3VA




$$\begin{aligned} V_{out} &= V_{ref} * (1 + (R1/R2)) \\ &= 0.8 * (1 + (10K/3.16K)) \\ &= 3.33V \end{aligned}$$

MICRO-STAR INT'L CO.,LTD			
MS-7C95			
Size	Document Description	Rev	
Custom	26 SIO - HW Monitor / RESET	10	
Date:	Wednesday, April 29, 2020	Sheet	26 of 74

CPUFAN1 TYPE N : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE

- 1.Mode GPIO BIOS can switch PWM/DC MODE
- 2.FM:BIOS can read FAN PWM/DC MODE




GPIO Control

	PCH GPIO
PWM MODE	HIGH
DC MODE	LOW
Default AUTO MODE	GPI (Floating)

PUMPFAN1

TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE

1.Mode GPIO BIOS can swtich PWM/DC MODE



MICRO-STAR INT'L CO.,LTD

MS-7C95

Size Custom	Document Description 28 FAN TYPE-M PUMPFAN1	Rev 10
Date: Wednesday, April 28, 2020	Sheet 28 of 74	

```
TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE
```

From SIO
25 SIO_SYS1_FAN

From SIO
6,25,27,28,29,30 FAN_EN
25 SYS1_FAN_MODE

PWM Mode : VOUT voltage follows VIN voltage
DC Mode : VOUT voltage is regulated to 3.65*DCIN voltage.

CPUFAN_PWR
>40mil

C6 close to NCT3961S

C7 close to FAN Connector

co-lay NCT3961
PIN3 can OCSET three step
10K=3.2~3.8A
49.9K=2.2~2.8A
100K=1.2~1.8A


OC SET By PM SPEC

GPIO Control

	PCH GPIO
PWM MODE	HIGH
DC MODE	LOW
Default AUTO MODE	GPI (Floating)


Vinafix.com

```
TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE
```

[illegible]

```
TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE
```

1.Mode GPIO BIOS can swtich PWM/DC MODE



<https://vinafix.com>




MICRO-STAR INT'L CO.,LTD

MS-7C95

Size Custom	Document Description 30 FAN TYPE-M SYSFAN3	Rev 10
Date: Wednesday, April 29, 2020		Sheet 30 of 74

RTL8111EPV(default) coly RTL8111HN Giga LAN

LAN Connector



teknisi indonesia

unstuff for debug only

stuff for debug only

EPV:stuff
HN:unstuff

0XC8

ESD Protect
close to connector

https://vinafix.com

Configuration Table	RL21	RL48	RL53	RL52
8111HN	O	X	X	O
8111EPV (default)	X	X	X	X
8111EPV (debug only)	X	O	X	O

Configuration Table	RL34	RL43	RL42	RL41	RL40	RL45	RL44	RL65	RL64
8111HN	O	O	X	X	X	O	X	O	X
8111EPV (default)	X	X	O	O	O	X	O	X	O



MICRO-STAR INT'L CO.,LTD

MS-7C95

Size Custom	Document Description	Rev 10
31 LAN - RTL8111EPV co-lay HN		
Date: Wednesday, April 29, 2020	Sheet 31 of 74	

Follow APU power well












Diagram illustrating the pinout for the W54-13FD271-K06 module:

- D** (Blue): LIN_IN
- E** (Green): LIN_OUT
- F** (Pink): MIC1

W54-13FD271-K06





Rear Line OUT De-POP circuit (De-pop circuit for Rear Line out & Front Headphone out)




<https://vinafix.com>

USB Power



Rear (4.6A)


Front (6.8A)



GL850G USB2.0 HUB

Note: Not used OC Function For HUB Self
Please connect to OC pin of PCH Respectively.

Note: Please connect to USB Power Source.



<https://vinafix.com>








MICRO-STAR INT'L CO.,LTD

MS-7C95

Size	Document Description	Rev
Custom	3S GL850G - USB2.0 HUB	10
Date: Wednesday, April 28, 2020	Sheet 35 of 74	




Front USB2.0 (JUSB1) Form GL850G USB2.0 HUB

5V@1A



Front USB2.0 (JUSB2) Form GL850G USB2.0 HUB


5V@1A



<https://vinafix.com>

Vinafix.com

USB3.1 Gen1 Redriver for Type-C



<https://vinafix.com>





MICRO-STAR INT'L CO.,LTD

MS-7C95

Size Custom	Document Description 37 ASM1464 - USB3.1 Redriver	Rev 10
Date: Wednesday, April 29, 2020		Sheet 37 of 74

USB 3.1-Type-C

USB Type-C MUX with Configuration Channel (CC)






VBUS OC# LEVEL SHIFT

VBUS EN

VCOM OC#


<https://vinafix.com>



Current Mode







I_SEL0 : I_SEL1	
X 0	Default for 900mA
0 1	1.5A @5V
1 1	3A @5V

1.5A under S3 mode
3A under S0 mode



teknisi indonesia

Front USB3 180° BOX Header(JUSB3)
5V@1.8A






GEN1
1.8A
90 degree

<https://vinafix.com>


F75504A

F75504A/F75504 layout placement must meet to spi/usb trace length spec with host.
As for as possible place near to host.



teknisi indonesia




<https://vinafix.com>





PS2+USB (USB2.0)

5V@1A


layout note:
C21 must close to TVS pin5
TVS must near KB_MS1 connector and route without branch
Varistor must close to TVS and route without branch



ESD close to connector.




C71-56106R1-N07



1A USB Flash BIOS

<https://vinafix.com>







MICRO-STAR INT'L CO.,LTD

MS-7C95


Size	Document Description	Rev
Custom	41 Rear USB2.0_PS2 PS2_USB1	10
Date:	Wednesday, April 28, 2020	Sheet 41 of 74

TYPE A+C from CPU PI3EQX1004 Redriver

Rear USB3.1 GEN1 5V@1.8A
TYPE-A X2 from CPU





CPU OC Logic



Type1/2/3/4 High Active


	CORETYPE1(A)	USB_PWR(B)	APU_USB_OC(Y)
BR	0	0	0
Act. Low	0	1	1
SR	1	0	1
Act. High	1	1	0

DP CONNECTOR




DP AUX & HPD Circuit

Support HDMI Dongle




ESD




Vinafix.com

HDMI CONNECTOR


For HDMI 1.4




AUX Level Shifter




Connector




HPD Circuit




Connector Power



For EMI





注意:耐壓5V零件




Note:

If connect to eDP port, must confirm whether it support hot plug detection HPD and re-auxtraining








SVC	SVD	BOOT VOLTAGE Pre_PWROK Metal VID
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8



1.0 update



Vcore GROUP G TDC:95A,EDC:140A
NB GROUP C TDC:50A,EDC:75A

https://vinafix.com

RT8894GQW_WQFN56-HF
I32-8894J0C-R11

SET1 control ICCMAX, OCP setting
SET2 control internal compensation

Vcore IccMAX: 140A =>OCP=>180A (4 x 45A)
LL=1.3m ohm
VCC_NB IccMAX: 75A =>OCP=> 90A
LL 2.1m ohm
FSK:250K

Vinafix.com







MICRO-STAR INT'L CO.,LTD

MS-7C95






Size	Document Description	Rev
Custom	46 CPU Power RT8894J 4+2	10

Date: Wednesday, April 29, 2020 Sheet 47 of 74






<https://vinafix.com>



MICRO-STAR INT'L CO.,LTD			
MS-7C95			
Size Custom	Document Description		Rev 10
	49 CPU Power NB Phase 1-2		
Date: Wednesday, April 29, 2020	Sheet	50	of 74

VCORE



<https://vinafix.com>




MICRO-STAR INT'L CO.,LTD


MS-7C95

Size Custom	Document Description 50 Decoupling Capacitance	Rev 10
Date: Wednesday, April 28, 2020	Sheet 51 of 74	

CPU_1.8V → 2A
CPU_VDDP_S5 → 1A
VDD_1.8V_S5 → 0.5A
AUDIO1.8V → 0.25A



CPU 1.8V_S0@2A



Adjustable Rise Time
 $SR = 0.42 \cdot CT + 66$
 SR is the slew rate in ($\mu\text{s}/\text{V}$)
 CT is constant value on CT pin (in pF)
 The units for the constant 66 is in ($\mu\text{s}/\text{V}$)

DDR_PWRGD

CPU_VDDP

CPU_1P8



MS-7C95


Size	Document Description	Rev
Custom	51 CPU Power 1.8_S0 / S5	10
Date: Wednesday, April 29, 2020		Sheet 52 of 74

0.9V@S0:8.5A
S0:8.5A

$$\begin{aligned} L &= (V_{out}/(F_{sw} \cdot I_{ripple})) \cdot (1 - (V_{out}/V_{in})) \\ 0.9/(700K \cdot 8.5 \cdot 0.3) \cdot (1 - (0.9/12)) &= 0.47\mu H \\ 0.9/(700K \cdot 8.5 \cdot 0.5) \cdot (1 - (0.9/12)) &= 0.28\mu H \end{aligned}$$

OCP=13A

0.9V, 8.5A, 7.65W



```
20180822
fix PG glitch when VCC3 ramp up, C404 stuff.
```

```
TYPE0_CPU_SEL:
1:TYPE 0
0:TYPE 2
```

```
CPU_VDDP_EN:
0:TYPE 2
1:TYPE 0
```

6,7,54 TYPE0_CPU_SEL >>> Q46 2N7002

CPU_VDDP_EN >> CPU_VDDP_EN 52


6,7,54 TYPE0_CPU_SEL >>> Q46
2N7002

CPU	TYPE	TYPE0_CPU_SEL	TYPE1_CPU_SEL	CPU_VDDP_EN
BR	0	1	0	1
NA		0	0	0
SR	2	1	1	0
RV/ZP	3	0	1	1
MTS	4	1	1	1


SPEC no Support

NOT SUPPORT TYPE2


NOT SUPPORT TYPE4



teknisi indonesia


$$\begin{aligned} V_{out} &= V_{ref} + (R_1 \cdot R_4 \cdot V_{ref}) / (R_2 \cdot (R_1 + R_4)) \\ &= 0.6 + (1k \cdot 1000k \cdot 0.6) / (1.96K \cdot (1k + 1000k)) \\ &= 0.9058V \end{aligned}$$

0.9V
S5:1A


$$\begin{aligned} V_{out} &= V_{ref} * (1 + (R1/R2)) \\ &= 0.8 * (1 + (1.02K/8.06K)) \\ &= 0.9V \end{aligned}$$



MICRO-STAR INT'L CO.,LTD

MS-7C95


Size Custom	Document Description 52 CPU Power VDDP-NB503/GS7133	Rev 10
Date: Wednesday, April 29, 2020	Sheet 53 of 74	

ALL POWER GOOD MUX



S0 PG



VRM_Enable circuit



S5 PG




CPU	TYPE	TYPE1_CPU_SEL	TYPE0_CPU_SEL
BR	0	0	1
NA	X	0	0
SR	2	1	1
RV/ZP	3	1	0
MTS	4	1	1

18A FOR CPU
9.5A FOR 4DIMM
1.2A FOR DDR VTT

```
Rocset = 1.5 * Imax * Rdson(low) / Iocset
R649   = 1.5 * 28.7 * 2mohm / 10uA
R649   = 8.61K
```

Rdson(Low Side) 5V
D03-4C02403-005:3.3 ~ 4mohm

**MS-7C95**

Size Custom	Document Description 54 DDR PWR - RT8125E	Rev 10
Date: Wednesday, April 29, 2020		Sheet 55 of 74


FOR Promontory 1.05V_S0

1.05V
S0:5.5A

Input Current= (8A*1.05V)/5V/0.85=1.976A

OCP=8A


1.05V@5.5A



FOR PROM PM_1P05_S5

1.05V@0.05A

0.11W



2.5V@900mA

[illegible]





Adjustable Rise Time
 $SR = 0.42 \cdot CT + 66$
 SR is the slew rate in ($\mu\text{s}/\text{V}$)
 CT is constant value on CT pin (in pF)
 The units for the constant 66 is in ($\mu\text{s}/\text{V}$)

**MS-7C95**

Size Custom	Document Description 57 PM - GS7133/PM_2P5V/VCC33	Rev 10
Date: Wednesday, April 29, 2020		Sheet 58 of 74


Over Voltage Control IC

UPI VOLTAGE CONSOLE						
ADDRESS	0x2A	0x28	0x26	0x24	0x22	0x20
RH (KOhm)	OPEN	3.9	3	2.2	1.3	10
RL (KOhm)	10	1.3	2.3	3	3.9	OPEN
BUS_SEL	0%	25%	40%	60%	75%	100%



<https://vinafix.com>

CPU POWER CONNECTOR



Vcore	SOC
$D = V_{out}/V_{in}$	$D = V_{out}/V_{in}$
$V_{in} = 12$ > input voltage	$V_{in} = 12$ > input voltage
$V_{out} = 2$ > output Vcore	$V_{out} = 1.55$ > output Vcore
$D = 0.166667$	$D = 0.129167$
$I_o = I_{core(max)} * 0.8$	$I_o = I_{core(max)} * 0.8$
$I_{core(max)} = 200$ > Vcore current	$I_{core(max)} = 75$ > Vcore current
$I_{avg} = 160$ A	$I_{avg} = 60$ A
$I_{ripple} = \{ I_o * \sqrt{D} * \sqrt{(1-D)} \} / \text{Phase}$	$I_{ripple} = \{ I_o * \sqrt{D} * \sqrt{(1-D)} \} / \text{Phase}$
Phase = 10 phase	Phase = 2 phase
$I_{ripple} = 5.962848$ A	$I_{ripple} = 10.06153$ A
How many pcs. Of Cap.	How many pcs. Of Cap.
$I_{ripple(cap)} = 4700$ m A	$I_{ripple(cap)} = 4700$ m A
$COE_{TEMP} = 1$	$COE_{TEMP} = 1$
Input Cap. = 2 pcs.	Input Cap. = 3 pcs.




$$\Delta V_{ILIM} = 10\mu A * [(69.8K * 30.1K) / (69.8K + 30.1K)] = 210mV$$

$$I_{sense} = V_{ILIM} / 100 * R_{sense}$$

$$\Delta I_{sense} = 210mV / (100 * 0.63m) = 3.3333A$$


RT9553B CURRENT SENSE

RT9553 PIN5: When start OV/UV, RESET delay time can meet SPEC 15us.




Parameter	Value	Unit	Note
C_real (Effective capacitance)	7	uF	Please note the effective capacitance must to consider de-rating.
L_select	0.2	uH	Tolerance (±) 20
DCR_real	0.63	mΩ	
Current sense signal ratio (τ)	0.5		
R1_cal	90.70	Ω	
R2_cal	90.70	Ω	
R1_select	93.1	Ω	"R1_select" must > "R1_cal"
R1_select range is ok or not	PASS		
R2_select	93.1	Ω	
R2_select range is ok or not	PASS		
Real current sense signal ratio (τ)	0.5		
Real time constant	1.0264275		
Temperature of L	25.00	°C	Consider DCR variation with temperature
DCR with Temperature	0.63	mΩ	
VCC	3.3	V	

Parameter	Min	TYP	Max	Unit
VCC	NA	3.3	NA	V
OCF Trigger Level_set	30.21465202	38	49.70597583	A
ILIM_cal	NA	996.84	NA	mv
OCF error band_cal	-20.48775783	0	30.80519955	%
Roc1_cal	NA	69.79	NA	KΩ
Roc2_cal	NA	30.21	NA	KΩ
Roc1_select	NA	69.8	NA	KΩ
Roc2_select	NA	30.1	NA	KΩ
ILIM_real	NA	994.29	NA	mV
OCF Trigger Level_real	30.15	37.92	49.60	A
OCF error band_real	-20.49	0.00	30.81	%



MICRO-STAR INT'L CO.,LTD			
MS-7C95			
Size	Document Description	Rev	
Custom	95 OCP 12VIN - RT9553B	10	
Date: Wednesday, April 28, 2020	Sheet 60 of 74		

5VDIMM FOR DDR



S0IX

3VSB cost down

3.3V@1.61A


CPU:VDD_33_S5=0.25A

CHIP:VDD_33_S5=0.1A


PCIE=(375mA*1+0.02*2)=0.415A

M.2WIFI= 0.78A


RTL8111H=0.065A




5VDUAL For 3VSB/CPU1.8V/VDDP




For power 700W solution (only for uP7501+uP7506 for 3VSB solution)
The power supply VCC3 delay 12ms after VCC5 assert.
The chip U7501 5VDRV1 work when the VCC5 ready
(When VCC5 up to 4.2V and the 5VDRV1 delay 6ms assert), but
VCC3 not ready and let the 3VSB sequence fail.



FRONT PANNEL



LED (for ESIO)




Vinafix.com



MS-7C95

Size Custom	Document Description 61 ATX Power - FrontPanel / EMI	Rev 10
Date: Wednesday, April 29, 2020		Sheet 62 of 74

EZ Debug LED



LED亮燈時同時將CPU LED關掉

LEDGPIO	GPIO46	EGPI096	GPIO44	GPIO13	default Input
亮	OPEN-Drain	GPO LOW	GPO LOW	GPO LOW	
滅	GPO LOW	GPO HIGH	OPEN-Drain	OPEN-Drain	

DIMM_SLOT FORM SIO

D0C-040P100-H91/D0C-040S500-E07





<https://vinafix.com>

AMD AMP Detect LED

48 PIN LED MCU

If you use ADC function, need to separate VREF from AVDD and 4_09VREF stuff for VREF.

ADDRESS:0X52




teknisi indonesia

<https://vinafix.com>

LED SW1 for ALL LED OFF

```
B-C: LED ON (default)
B-A: LED OFF
```



Control	Net Name	PWM USE
PCH	LED_DATA1	No Use
AUDIO Cover	LED_GPIO_01	No Use
MOS/IO cover	LED_GPIO_02	No Use
JRAINBOW1	LED_GPIO_03	No Use
JCORSAIR1	LED_DATA2	No Use
JRGB1/JRGB2	PWM1/ PWM2	PWM1/ PWM2
Board Side LED	COM 1~8	PWM3
Board Side LED	COM 9~13	PWM2



MICRO-STAR INT'L CO.,LTD

MS-7C95






Size Custom	Document Description 63 MCU - LED Control	Rev 10
Date: Wednesday, April 29, 2020	Sheet 64 of 74	

JRGB1

>60mil

Trip@3.6A

>60mil







JRGB2

>60mil



Trip@3.6A

>60mil




JRAINBOW1

60mil





60mil




JRAINBOW2

60mil



60mil



JCORSAIR1




MICRO-STAR INT'L CO.,LTD

MS-7C95

Size	Document Description	Rev
Custom	64 LED - JRGB1/2 JRAINBOW1/2	10
Date: Wednesday, April 29, 2020	Sheet 65 of 74	

JT1 for FW update

EXTERNAL POWER INPUT



IF no JPWRLED1 & JPIPE_LED spec
MCU can powered by 5VDUAL directly.
LED_VCC5 replace with 5VDUAL.

JF1 for Factory test


<https://vinafix.com>

<https://vinafix.com>





MICRO-STAR INT'L CO.,LTD		
MS-7C95		
Size Custom	Document Description 66 BOM Option	Rev 10
Date: Wednesday, April 29, 2020		Sheet 67 of 74

CPU Socket




E95-000022-A91

Simulation



Optics Orientation Holes



MANUAL PART

UEFI1
G51-M1SPXXA-A09
G51-M1SPXXA-A09
HDMI_LA1
Label
HDMI
HDMI LABEL
Y01-RHDMI03-000

MARKET1
X_G51-M1SP79-Q13
G51-M1SPQ02-Q13
MARKET2
G51-M1SP79-Q13
G51-M1SPQ01-Q13
DASH

PCB

PCB



2020/03/172020/03/26PD0-07C950B-E48, 昱鑫 (競華) 蘇州, 23, 寶安恩斯邁廠 (MSIS) 4, black
2020/03/172020/03/26PD0-07C950B-G37, 精成-深圳, 39, 寶安恩斯邁廠 (MSIS) 4, black

PCH HEATSINK

MOS HEATSINK

DASH BOM



LAN99
LAN
X_RTL8111HN-CG-RH